[−][src]Enum lpc55_pac::syscon::sdioclkctrl::PHASE_ACTIVE_A
pub enum PHASE_ACTIVE_A { BYPASSED, PH_SHIFT, }
Enables the delays CCLK_DRV_PHASE and CCLK_SAMPLE_PHASE.
Value on reset: 0
Variants
0: Bypassed.
1: Activates phase shift logic. When active, the clock divider is active and phase delays are enabled.
Trait Implementations
impl Clone for PHASE_ACTIVE_A
[src][+]
impl Copy for PHASE_ACTIVE_A
[src]
impl Debug for PHASE_ACTIVE_A
[src][+]
impl From<PHASE_ACTIVE_A> for bool
[src][+]
impl PartialEq<PHASE_ACTIVE_A> for PHASE_ACTIVE_A
[src][+]
impl StructuralPartialEq for PHASE_ACTIVE_A
[src]
Auto Trait Implementations
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src][+]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> From<T> for T
[src][+]
impl<T, U> Into<U> for T where
U: From<T>,
[src][+]
U: From<T>,
impl<T> Same<T> for T
[src]
type Output = T
Should always be Self
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src][+]
U: Into<T>,
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src][+]
U: TryFrom<T>,